close

Designing Reliable and Efficient Networks on Chips

Srinivasan Murali   ·  ISBN 9781402097577
Designing Reliable and Efficient Networks on Chips | Zookal Textbooks | Zookal Textbooks
Zookal account needed
Get it instantly
$219.00  Save $10.87
$208.13
-
+
Publisher Springer Nature
Author(s) Srinivasan Murali
Published 05262009
Related course codes
Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design.
translation missing: en.general.search.loading